Concurrency 1

Shared Memory

Jean-Jacques Lévy (INRIA - Rocq)

MPRI concurrency course with :

Pierre-Louis Curien (PPS) Eric Goubault (CEA) James Leifer (INRIA - Rocq) Catuscia Palamidessi (INRIA - Futurs)

Why concurrency?

- 1. Programs for multi-processors
- 2. Drivers for slow devices
- 3. Human users are concurrent
- 4. Distributed systems with multiple clients
- 5. Reduce lattency
- 6. Increase efficiency, but Amdahl's law

$$S = \frac{N}{b*N + (1-b)}$$

(S = speedup, b = sequential part, N processors)

MPRI concurrency course

.

09-30	JJL	shared mer	nory	atomicity, SOS	
10-07	JJL	shared memory re		readers/writers, 5 philosophers	
10-12	PLC	CCS choice, strong bisim.			
10-21	PLC	CCS weak bisim., examples			
10-28	PLC	CCS obs. equivalence, Hennessy-Milner logic			
11-04	PLC	CCS exam	CS examples of proofs		
11-16	JL	π -calculus	syntax, It	s, examples, strong bisim.	
11-25	JL	π -calculus	red. sema	antics, weak bisim., congruence	
12-02	JL	π -calculus	extension	s for mobility	
12-09	JL/CP	π -calculus	encoding	s : λ -calculus, arithm., lists	
12-16	CP	π -calculus	expressivi	ity	
01-06	CP	π -calculus	stochasti	c models	
01-13	CP	π -calculus	security		
01-20	EG	true concurrency		concurrency and causality	
01-27	EG	true concurrency		Petri nets, events struct., async. trans.	
02-03	EG	true concurrency		other models	
02-10	all	exercices			
02-17		exam			

http://pauillac.inria.fr/~leifer/teaching/mpri-concurrency-2004/

$\textbf{Concurrency} \Rightarrow \textbf{non-determinism}$

Suppose x is a global variable. At beginning, x = 0

Consider

S = [x := 1;]T = [x := 2;]

After $S \mid\mid T$, then $x \in \{1, 2\}$

Conclusion :

Result is not unique.

Concurrent programs are not described by functions.

Implicit Communication

Suppose x is a global variable. At beginning, x = 0

Consider

S = [x := x + 1; x := x + 1 || x := 2 * x]

 $T = [x := x + 1; x := x + 1 \mid | \text{ wait } (x = 1); x := 2 * x]$

After S, then $x \in \{2, 3, 4\}$ After T, then $x \in \{3, 4\}$ T may be blocked

Conclusion

In S and $T_{\rm r}$ interaction via x

Input-output behaviour

Suppose x is a global variable.

Consider

S = [x := 1]T = [x := 0; x := x + 1]

 \boldsymbol{S} and \boldsymbol{T} same functions on memory state.

But $S \parallel S$ and $T \parallel S$ are different "functions" on memory state. \Rightarrow Interaction is important.

A process is an "atomic" action, followed by a process. Ie.

 $\mathcal{P} \simeq Null + 2^{action \times \mathcal{P}}$

Part of the concurrency course gives sense to this equation.

Atomicity

Suppose x is a global variable. At beginning, x = 0

Consider

.

S = [x := x + 1 || x := x + 1]

After S, then x = 2.

However if

[x := x + 1] compiled into [A := x + 1; x := A]

Then S = [A := x + 1; x := A] || [B := x + 1; x := B]After S, then $x \in \{1, 2\}$.

Conclusion

- 1. [x := x + 1] was firstly considered atomic
- 2. Atomicity is important

Critical section – Mutual exclusion

Let $P_0 = [\cdots; C_0; \cdots]$ and $P_1 = [\cdots; C_1; \cdots]$

 C_0 and C_1 are critical sections (ie should not be executed simultaneously).

Solution 1 At beginning, turn = 0.

```
      P0 : ...
      P1 : ...

      while turn != 0 do
      while turn != 1 do

      ;
      C_0;

      turn := 1;
      turn := 0;

      ...
      ...
```

 P_0 privileged, unfair.

.

Critical section – Mutual exclusion

Solution 2 At beginning, $a_0 = a_1 = false$.

PO : ···	P1 : ···
while a1 do	while a0 do
;	• •
a0 := true;	a1 := true;
C_{0} ;	C_1 ;
a0 := false;	a1 := false;

False.

Solution 3 At beginning, $a_0 = a_1 = false$.

```
      P0 : ...
      P1 : ...

      a0 := true;
      a1 := true;

      while a1 do
      while a0 do

      ;
      C_0;

      a0 := false;
      a1 := false;

      ...
      ...
```

Deadlock. Both P_0 and P_1 blocked.

Dekker's Algorithm (CACM 1965)

At beginning, $a_0 = a_1 = \mathsf{false}$, $\mathsf{turn} \in \{0, 1\}$

```
P1 : · · ·
PO : ···
  a0 := true;
                                              a1 := true;
 while a1 do
                                              while a0 do
    if turn != 0 begin
                                                if turn != 1 begin
     a0 := false;
                                                  a1 := false;
     while turn != 0 do
                                                  while turn != 1 do
       ;
                                                    ;
     a0 := true;
                                                  a1 := true;
    end;
                                                end;
  C_0;
                                              C_1;
  turn := 1; a0 := false;
                                              turn := 0; a1 := false;
  . . .
                                              . . .
```

Exercice 1 Trouver Dekker pour *n* processus [Dijkstra 1968].

Peterson's Algorithm (IPL June 81) (1/5)

At beginning, $a_0 = a_1 = \mathsf{false}$, $\mathsf{turn} \in \{0,1\}$

```
P0 : ...
a0 := true;
turn := 1;
while a1 && turn != 0 do
;
C0;
a0 := false;
...
```

```
P1 : ···
a1 := true;
turn := 0;
while a0 && turn != 1 do
;
C1;
a0 := false;
...
```

Peterson's Algorithm (IPL June 81) (2/5)

 c_0 , c_1 program counters for P_0 and P_1 . At beginning $c_0 = c_1 = 1$

```
\{\neg a_0 \land c_0 \neq 2\}
                                                               \{\neg a_1 \land c_1 \neq 2\}
                                                               a1 := true; c1 := 2;
1 a0 := true; c0 := 2;
      \{a_0 \wedge c_0 = 2\}
                                                               \{a_1 \wedge c_1 = 2\}
2 turn := 1; c0 := 1;
                                                               turn := 0; c1 := 1;
     \{a_0 \wedge c_0 \neq 2\}
                                                               \{a_1 \land c_1 \neq 2\}
                                                               while a0 && turn != 1 do
3 while al \&\& turn != 0 do
• ;
      \{a0 \land c_0 \neq 2 \land (\neg a_1 \lor turn = 0 \lor c_1 = 2)\} \{a1 \land c_1 \neq 2 \land (\neg a_1 \lor turn = 1 \lor c_0 = 2)\}
. C_{0};
                                                               C_1;
                                                               a1 := false;
5 a0 := false;
      \{\neg a_0 \land c_0 \neq 2\}
                                                               \{\neg a_1 \land c_1 \neq 2\}
       . . .
                                                                . . .
```

Peterson's Algorithm (IPL June 81) (3/5)

 $(turn = 0 \lor turn = 1)$

 $\wedge \quad a_0 \wedge c_0 \neq 2 \wedge (\neg a_1 \lor turn = 0 \lor c_1 = 2) \land a_1 \wedge c_1 \neq 2 \wedge (\neg a_0 \lor turn = 1 \lor c_0 = 2)$

$$\equiv (turn = 0 \lor turn = 1) \land tour = 0 \land tour = 1$$
 Impossible

Peterson's Algorithm (IPL June 81) (4/5)

 c_0 , c_1 program counters for P_0 and P_1 . At beginning $c_0 = c_1 = 1$

```
\{\neg a_0 \land c_0 \neq 2\}
                                                               \{\neg a_1 \land c_1 \neq 2\}
                                                               a1 := true; c1 := 2;
1 a0 := true; c0 := 2;
      \{a_0 \wedge c_0 = 2\}
                                                               \{a_1 \wedge c_1 = 2\}
2 turn := 1; c0 := 1;
                                                               turn := 0; c1 := 1;
     \{a_0 \wedge c_0 \neq 2\}
                                                                \{a_1 \wedge c_1 \neq 2\}
                                                                while a0 && turn != 1 do
3 while al \&\& turn != 0 do
• ;
      \{a0 \land c_0 \neq 2 \land (\neg a_1 \lor turn = 0 \lor c_1 = 2)\} \{a1 \land c_1 \neq 2 \land (\neg a_1 \lor turn = 1 \lor c_0 = 2)\}
. C_{0};
                                                                C_1;
5 a0 := false:
                                                                a1 := false;
      \{\neg a_0 \land c_0 \neq 2\}
                                                               \{\neg a_1 \land c_1 \neq 2\}
       . . .
                                                                . . .
```

Peterson's Algorithm (IPL June 81) (5/5)

 $(turn = 0 \lor turn = 1)$

 $\wedge \quad a_0 \wedge c_0 \neq 2 \wedge (\neg a_1 \lor turn = 0 \lor c_1 = 2) \land a_1 \wedge c_1 \neq 2 \wedge (\neg a_0 \lor turn = 1 \lor c_0 = 2)$

$$\equiv (turn = 0 \lor turn = 1) \land tour = 0 \land tour = 1$$
 Impossible

Synchronization

Concurrent/Distributed algorithms

- 1. Lamport : barber, baker, ...
- 2. Dekker's algorithm for P_0 , P_1 , P_N (Dijsktra 1968)
- 3. Peterson is simpler and can be generalised to N processes
- Proofs? By model checking? With assertions? In temporal logic (eg Lamport's TLA)?
- 5. Dekker's algorithm is too complex
- 6. Dekker's algorithm uses busy waiting
- 7. Fairness acheived because of fair scheduling

Need for higher constructs in concurrent programming.

Exercice 2 Try to define fairness.

Semaphores

A generalised semaphore s is integer variable with 2 operations

```
acquire(s) : If s > 0 then s := s - 1
Otherwise be suspended on s.
release(s) : If some process is suspended on s, wake it up
Otherwise s := s + 1.
```

Now mutual exclusion is easy :

```
At beginning, s = 1. Then
```

```
[\cdots; acquire(s); A; release(s); \cdots] \mid\mid [\cdots; acquire(s); B; release(s); \cdots]
```

```
Exercice 3 Other definition for semaphore :

acquire(s) : If s > 0 then s := s - 1. Otherwise restart.

release(s) : Do s := s + 1.
```

Are these definitions equivalent?

Operational semantics (seq. part)

Language

.

$$P, Q$$
 ::= skip $| x := e |$ if b then P else $Q | P; Q |$ while b do P $| \bullet$
e ::= expression

Semantics (SOS)

 $\langle \mathsf{skip} \;,\; \sigma
angle o \langle ullet,\; \sigma
angle$

 $\langle x := e, \sigma \rangle \to \langle \bullet, \sigma[\sigma(e)/x] \rangle$

$$\begin{array}{ll} \hline \sigma(e) = \mathsf{true} & \sigma(e) = \mathsf{false} \\ \hline \langle \mathsf{if} \ e \ \mathsf{then} \ P \ \mathsf{else} \ Q, \ \sigma \rangle \to \langle P, \ \sigma \rangle \\ \hline \hline \langle \mathsf{if} \ e \ \mathsf{then} \ P \ \mathsf{else} \ Q, \ \sigma \rangle \to \langle Q, \ \sigma \rangle \\ \hline \hline \langle \mathsf{P}; Q, \ \sigma \rangle \to \langle P'; Q, \ \sigma' \rangle & (P' \neq \bullet) \\ \hline \hline \hline \sigma(e) = \mathsf{true} & \sigma(e) = \mathsf{false} \\ \hline \hline \langle \mathsf{while} \ e \ \mathsf{do} \ P, \ \sigma \rangle \to \langle P; \mathsf{while} \ e \ \mathsf{do} \ P, \ \sigma \rangle \\ \hline \hline \hline \langle \mathsf{while} \ e \ \mathsf{do} \ P, \ \sigma \rangle \to \langle \bullet, \ \sigma \rangle \\ \hline \hline \hline \langle \mathsf{while} \ e \ \mathsf{do} \ P, \ \sigma \rangle \to \langle \bullet, \ \sigma \rangle \\ \hline \hline \hline \hline \hline \end{array}$$

 $\sigma \in \text{Variables} \mapsto \text{Values}$ $\sigma[v/x](x) = v$ $\sigma[v/x](y) = \sigma(y) \text{ if } y \neq x$

Operational semantics (parallel part)

Language

 $P,Q ::= \ldots \mid P \mid \mid Q \mid \text{ wait } b \mid \text{await } b \text{ do } P$

Semantics (SOS)



Exercice 4 Complete SOS for e and vExercice 5 Find SOS for boolean semaphores. Exercice 6 Avoid spurious silent steps in if, while and ||.

SOS reductions

Notations

.

$$\langle P_0, \sigma_0 \rangle \to \langle P_1, \sigma_1 \rangle \to \langle P_2, \sigma_2 \rangle \to \cdots \langle P_n, \sigma_n \rangle \to$$

We write

 $\langle P_0, \sigma_0 \rangle \to^* \langle P_n, \sigma_n \rangle$ when $n \ge 0$, $\langle P_0, \sigma_0 \rangle \to^+ \langle P_n, \sigma_n \rangle$ when n > 0.

Remark that in our system, we have no rule such as

$$\frac{\sigma(e) = \text{false}}{\langle \text{ wait } e, \sigma \rangle \to \langle \text{ wait } b, \sigma \rangle}$$

Ie no busy waiting. Reductions may block. (Same remark for await e do P).

Atomic statements (Exercices)

Exercice 7 If we make following extension

 $P,Q::=\ldots \mid \{P\}$

what is the meaning of following rule?

$$\frac{\langle P, \sigma \rangle \to^+ \langle \bullet, \sigma' \rangle}{\langle \{P\}, \sigma \rangle \to \langle \bullet, \sigma' \rangle}$$

Exercice 8 Show await e do $P \equiv \{ wait e; P \}$

Exercice 9 Code generalized semaphores in our language.

Exercice 10 Meaning of {while true do skip } ? Find simpler equivalent statement.

Exercice 11 Try to add procedure calls to our SOS semantics.

Producer - Consumer

.

A typical thread package. Modula-3

INTERFACE Thread;

TYPE

T <: ROOT; Mutex = MUTEX; Condition <: ROOT;</pre>

A Thread.T is a handle on a thread. A Mutex is locked by some thread, or unlocked. A Condition is a set of waiting threads. A newly-allocated Mutex is unlocked; a newly-allocated Condition is empty. It is a checked runtime error to pass the NIL Mutex, Condition, or T to any procedure in this interface.

PROCEDURE Acquire(m: Mutex);

Wait until m is unlocked and then lock it.

```
PROCEDURE Release(m: Mutex);
```

The calling thread must have m locked. Unlocks m.

```
PROCEDURE Wait(m: Mutex; c: Condition);
```

The calling thread must have m locked. Atomically unlocks m and waits on c. Then relocks m and returns.

```
PROCEDURE Signal(c: Condition);
```

One or more threads waiting on c become eligible to run.

```
PROCEDURE Broadcast(c: Condition);
```

All threads waiting on c become eligible to run.

Locks

A LOCK statement has the form :

```
LOCK mu DO S END
```

.

where S is a statement and mu is an expression. It is equivalent to :

```
WITH m = mu DO
Thread.Acquire(m);
TRY S FINALLY Thread.Release(m) END
END
```

where m stands for a variable that does not occur in S.

Try Finally

A statement of the form :

TRY S_1 FINALLY S_2 END

executes statement S_1 and then statement S_2 . If the outcome of S_1 is normal, the TRY statement is equivalent to S_1 ; S_2 . If the outcome of S_1 is an exception and the outcome of S_2 is normal, the exception from S_1 is re-raised after S_2 is executed. If both outcomes are exceptions, the outcome of the TRY is the exception from S_2 .

Concurrent stack

```
Popping in a stack :
VAR nonEmpty := NEW(Thread.Condition);
LOCK m DO
    WHILE p = NIL DO Thread.Wait(m, nonEmpty) END;
    topElement := p.head;
    p := p.next;
END;
return topElement;
Pushing into a stack :
LOCK m DO
    p = newElement(v, p);
    Thread.Signal (nonEmpty);
END;
```

Caution : WHILE is safer than IF in Pop.

.

Concurrent table

```
VAR table := ARRAY [0..999] of REFANY {NIL, ...};
VAR i:[0..1000] := 0;
PROCEDURE Insert (r: REFANY) =
BEGIN
IF r <> NIL THEN
table[i] := r;
i := i+1;
```

END;

.

END Insert;

Exercice 12 Complete previous program to avoid lost values.

Deadlocks

Thread A locks mutex m_1 Thread B locks mutex m_2 Thread A trying to lock m_2 Thread B trying to lock m_1

.

Simple stragegy for semaphore controls

Respect a partial order between semaphores. For example, A and B uses m_1 and m_2 in same order.

Conditions and semaphores

Semaphores are stateful; conditions are stateless.

Wait (m, c) :
 release(m);
 acquire(c-sem);
 acquire(m);

.

Signal (c) :
 release(c-sem);

Exercice 13 Is this translation correct?

Exercice 14 What happens in Wait and Signal if it does not atomically unlock m and wait on c.

Exercices

Exercice 15 Readers and writers. A buffer may be read by several processes at same time. But only one process may write in it. Write procedures StartRead, EndRead, StartWrite, EndWrite.

Exercice 16 Give SOS for operations on conditions.